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ABSTRACT 
The threshold voltage and low frequency noise 
spectrum were measured on P-ohannel MOS transistors 
exposed to four different processes. One set of devices 
was the control and was processed 1n a conventional 
manner. These devices had threshold voltages averaging 
2.5 volts and low noise levels. Another set of devices 
was exposed to a reducing atmosphere of co+co2 at 900°c for 
five hours with an oxygen partial pressure of 7x10-18 
atmosphere, after the gate oxide had been grown. These 
devices exhibited offset voltages averaging 23 volts, and 
noise levels 250 times as large as the control devices. A 
third group of devices was exposed to the reducing co+co2 
atmosphere and followed by an anneal 1n dry oxygen at 
0 900 C for one hour. These devices had offset voltages 
of 15.5 volts, but the noise levels were essentially the 
same as the devices which were only reduced. The final 
group was given an oxygen anneal following the gate 
oxidation. The average offset voltage for these devices 
was J.5 volts and the noise levels were comparable to those 
1n the normal devices. These results indicate that the 
oxide charges and the interface surface state densities 
are seriously increased by the high temperature co+co2 
reducing process. 
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Chapter One - Introduction 
Mos transistors have two pr1mary sources Qf noise 
at low rrequencies. These are generation-recombination 
noise due to tra1>1>1ng of carriers 1n the bulk semiconductor, 
and flicker or 1/f noise which is due to surface states. 
The latter 1s under investigation in this study. 
Flicker noise generally dominates 1n the range of 
frequencies below ten to fifty kilohertz and has the 
charaoter1st1o of increasing magnitude with decreasing 
frequency. This noise power can be described as having 
a 1/fn spectrum where n generally lies between .9 and 1.1, 
and 1t exhibits this property for frequencies as low as 
5 x 10-5 hertz and as h1gh·as one megahertz in some devices. 
Several models have been developed to explain the origins 
of 1/f noise. These include a model attr1but1ng the noise 
to statistical charge fluctuations at the oxide-semiconductor 
interface 1 , and one which hypothesizes motion of 1m1>uri ty 
ions at the interface to account for the 1/f no1se. 2 These 
models fail, however, to provide for the extremely large 
~requenoy range over which 1/f noise 1s observed, or else 
the invariance of 1/f noise with temperature which has been 
observed 1n MOS devices. One model which has been used 
successfully 1n explaining the charaeter1st1cs of 1/f noise 
.1s the tunneling of charge carriers to traps in the oxide. 
The 1/f s1>ectrum requires a process having a time constant 
dispersion with a wide range including very large time 
2 ' t _:. . ' 
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constants. This wide range of time constants 1s hypothesized 
to be caused by capture and emission of bulk minority 
carriers by the traps located at the 1nterfaoe and 1n the 
oxide. In the case of the p-cha.nnel devices used in this 
s·tudy, the bulk minority carriers are holes. Holes 1n the 
channel can be captured and emitted by traps near the 
interface through thermal excitation. They then can tunnel 
to traps deeper within the oxide. The noise then arises 
from charge fluctuations in the traps. It has been shown 
using the tunneling model and a square potential barrier, 
that T(y)=T8 exp(ay) where y 1s the distance of a trap from 
the interface, a 1s a constant determined by the barrier 
height, T8 is a constant determined by the density of holes 
at the interface and also by the probability that a hole will 
be captured by a trap, and T(y) is the t1me constant for a 
trap located a distance y within the ox1de.J This process 
yields a range of trapping time constants on the order of 
1017 to 1. 
The magnitude of the 1/f noise 1s directly proportional 
to the interface state density. Hess has performed experi-
ments on MOS capacitors by growing oxides on 10 n-cm n-type 
s111oon wafers, subjecting some of the wafers to a reducing 
atmosphere of co+co2 , and treating some of the reduced 
samples by heating them in an oxygen atmosphere.4 The 
different samples were then provided with aluminum contacts 
and measurements made. The results showed a s1gn1f1oant 
3 
increase in the density of surface states and oxide charge 
in the reduced samples. It was also found that the charge 
0 
lies within 200A of the s111con-ox1de interface. The reduced 
samples which were reox1dized for a sufficient length of 
time returned to the surface state density and oxide charge 
levels of unreduced samples. 
Since noise performance 1n MOS transistors is dependent 
on surface state densityo it was believed that MOS trsnsis-
tors having their gate oxides exposed to the reducing atmos-
phere of Hess'· experiments would show a significant 1ncreas'e 
in noise power over devices having unreduced oxides. This 
was found to be the case 1n the experiments described in 
this study. Furthermore, measurements of the turn-on thresh-
old voltage indicated an increase 1n the thres~old voltage 
of reduced samples wh1oh 1s to be expected due to the 
increased oxide charge. Several samples having reduced ox-
ides were given a partial reoxidation treatment. This was 
found to cause a lowering of the threshold voltage and a 
one-third reduction ··in. the oxide charge. However, no 
reduction 1n noise power was observed. 
The data gained in the measurements will later be 
compared with the expectations as determined by the results 
of the tunneling model of 1/f noise. 
" 
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Chapter Two - Sample Preparation 
The transistors preilared for the ex1>er1ments had 
circular geometry •. ~·r'-t In addition to the MOS transistor, each 
die contained an MOS capacitor having an area of 7.91 micron-
centimeters. :EXact dimensions are outlined 1n figure 1. 
MOS 
Transistor 
2. 5 m11 
4.9 mil 
8.1 mil 
9.1 mil 
12.1 mil 
Source 
Gate 
Drain 
MOS 
Capacitor 
12. 5 m1I 
Fig. l - Dimensions of experimental MOS transistor 
and capacitor. 
The initial slices consisted of 10 n-cm, n-type silicon 
wafers with chem-mechanically etched, (100} surfaces. Four 
slices were processed in the experiment. At one point 1n 
the processing each slice was halved, thus creating eight 
sets of sam1>le devices named lA, lB, 2A, 2B, etc. The ·: 
slices were halved so that any variations 1n the preliminary 
· processing would not be attributed to differences caused by 
the experimental processing methods. A table summarizing 
the steps involved 1n each of the four separate processes 
performed in the experiment is shown in figure 2. The slices 
5 
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Processing Steps 
Cleaning 
Ox1dat1on:Boron 
Mask 2800A 
Photores1st and 
Etch #1 
Boron 
Prede1>os1 tion 
Gate Oxidation 0 
and Drive-In 1620A 
CO+co2 Reduction 
900°c Reoxidation 
Photores1st and 
Etch #2 
Aluminum 
Evaporation 
Photores1st and 
Etch #J 
Wafer Sor1 be 
D1e Bonding 
Wire Bonding 
Normal 
(1B,4A) 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
Reduced 
( lA, JA) 
X 
X 
X 
X 
X 
X 
·-
x· 
X 
X 
X 
X 
X 
Normal/ 
Reox1d1zed 
(2B, 4B) 
X, 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
Reduced/ 
Reox1d1zed 
(2A·, JB) 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
X 
Figure 2 - Summary of .processing steps for the four 
experimental device types. 
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were first given a standard cleaning treatment. They 
were then inserted into a furnace for 2 hours at 1200°c 
with an oxygen flow rate of 500 co/min. This process 
0 yielded an oxide layer approximately 2800A thick. This 
oxide was.used as a masking layer for the boron predep-
os1t1on. After applying a photores1st film and exposing 
it to ultraviolet light through the appropriate mask, the 
photores1st was developed and baked. Next, the slices were 
etched by d1P!>1ng them into a buffered HF, NH4F. H2o 
0 
etchant solution having an etch rate of ??A/sec. until they 
were observed to be hydrophobic in the "window'' areas 
1nd1cat1ng complete removal of the oxide. The photores1st 
film was then str1p1>ed off the slices by 1mrners1ng them 
into a hot solution of concentrated H2So4+H202• 
The next operation performed was the boron doping. 
This process occurred 1n two separate stages. The first of 
these, the predepos1t1on, consisted of depositing a 
quantity of boron dopant close to the silicon surface. 
/ 
The second stage, called the drive-in, was done after the 
predeposition. Th1s step, performed simultaneously with 
the gate oxide growth, causes the deposited dopant to 
diffuse deeper into the silicon surface. 
The furnace was prepared for the predepos1t1on by 
placing boron nitride (BN) wafers 1nto a quartz boat and 
inserting 1t into a furnace at about 1050°c. Dry oxygen 
was theilI)passed through the furnace at the rate of 
7 
0 
60 cc/min. for 15 minutes to prepare the boron wafers by 
causing them to react with the oxygen to form a a2o3 outer 
layer on the BN wafers. Then pure nitrogen was used to 
flush the furnace of reactants and leave an inert atmos-
phere. The silicon slices were then inserted between the 
BN slices on the boat and the whole assembly was reinserted 
into the furnace. The boron predepos1t1on occurred at a 
temperature of 1050°c for 15 minutes. The furnace 
atmosphere consisted of nitrogen flowing at the rate of 
600 cc/min. and oxygen flowing at the rate of 26 co/m1n. in 
a furnace tube 50 mm. 1n diameter. 
After the boron 1>redeposi t1on, the slices were dipped 
/ 1nto HF to remove the oxide layer. They remained 1n the 
acid until all slices were completely hydrophobic 1nd1cat1ng 
complete removal of the oxide. 
The predepos1t1on was followed by a simultaneous boron 
drive-in and S102 growth process. This operation was 
necessary to diffuse the deposited boron deeper into the 
s111oon slice, and to simultaneously grow an oxide layer 
which was later used for the gate. It was desired to-
achieve a)gate oxide thickness of 1500A so that the 
experimental results could be compared with those obtained 
0 1n Hess• experiments where the oxide thickness was 1250A, 
and also have sufficient breakdown field strength so that 
the gate oxide would not be damaged by voltage stresses 
8 
I 
incurred 1n the experiment. Using data from published 
tables,5 the slices were placed 1n a furnace for one hour 
at 1100°c in a dry oxygen atmosphere 1n order to achieve 
the desired oxide thickness. The oxygen flow rate was 
530 oo/m1n. 1n a furnace tube 50 mm. 1n diameter. Visual 
inspection of the oxidized slice using a color chart 
0 indicated an oxide thickness of 1500A. After the devices 
were constructede the ca1>acitance of the capacitor adjacent 
to the MOS transistor was measured, and using the relat1on-
sh1I> x 0 =E0~rA/C0 • the oxide thickness was found to be 
1620A. The corresponding oxide breakdown voltage is 105 
volts at 6.5x106 volts/cm. for s102 grown 1n dry oxygen. 
At this point, as can be seen from the processing 
chart. the processing of each slice is different. Therefore 
~ 
each slice was halved and identified. Slices numbered 
lA, 2A, JA, and JB were then given a co-co2 post-oxidation 
treatment. This consisted of placing the slices in a 
furnace at 900°c for 5 hours 1n a co-co2 atmosphere having 
an 02 partial pressure of 7x10-l8 atmosphere maintained 
by establishing the partial pressures of CO and co2 in the 
reversible reaction co+t,o2 ~co2• These oond1t1ons are 
such that an equilibrium in the surface charge density 1s 
attained after five hours. It was expected from previous 
experiments that this treatment would yield a charge 
density Q0 x=(27±1):xlo+l1/cm2 1n the oxide and a flat band 
voltage shift AVFB of 15 volts. 6 
9 
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After the post-oxidation step had been performed, 
slices numbered 2A, JB, and 4B, were given a low temperature 
reoxidation treatment. This reoxidation consisted of plac-
ing the slices in a furnace at 900°c in an atmosphere of 
dry oxygen flowing at a rate of 500 co/min. for a duration 
of sixty minutes. In Hess• experiment, where the oxide 
0 thickness was 1250Ao this treatment eliminated the oxide 
charge introduced by the CO+C02 post-oxidation treatment. 
S11oes,numbered lB and 4A received neither a post-oxidation 
reduction nor a low temperature reoxidation. Subsequent 
operations were performed on all of the slices. 
After the reduction and reoxidation treatments, a 
photores1st and etch operation was 1,erformed. The purpose 
of this step was to open "windows•• 1n the oxide at the 
souree and drain areas so that electrical contact could 
be made. This photores1st and etch was 1dent1cal to the 
first except for the mask which in this case defined the 
source and drain contacts. This prepared the slices for the 
evaporation of aluminum for the source and drain contacts 
and the gate metal. 
The metallization was done by placing the slices face 
down, su,Pp,orted only by their edges, in an evaporation 
chamber which was then evacuated to a pressure of about 
10- 8 t b 1 1 .orr y means of sorpt1on and ion pumps. A um. num was 
then evaporated onto the slices using a tungsten filament. 
10 
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Another photoresist and etch was performed to define 
the source, gate and drain electrodes. The mask used 1n the 
photoresist process outlined the electrode areas in this 
case. The etchant used this time was H3Po4 at 6o
0 c with 
a small amount of nitric and acetic acid added. This etchant 
was used since alwnin11m, not s102 , was removed. In addi t1on, 
the photores1st was stripped by soaking 1n boiling xylene 
and scrubbing with a cotton swab. This had to be done since 
using H2So4 to strip the photoresist,as had been done 
prev1ously,would have removed the deposited aluminum. as 
. 
well. 
The evaporated aluminum does not adhere to the slices 
well, and also does not produce ohmic contacts. To insure 
good adhesion of the aluminum, and ohmic source and drain 
contacts, an aluminum sinter1ng was performed. This 
operation consisted of inserting the metallized slices into 
the furnace at 520°c in an atmosphere of nitrogen flowing 
at the rate of 500 cc/min. for 25 minutes. For five 
minutes at the beg1nn1ng and end of the s1nter1ng process, 
the slices were placed close to the end of the furnace to 
reduce the thermal shock to the slices and the possible 
cracking and loss of adhesion of the aluminum film. 
A similar gold metallization and alloy was performed 
on the back side of the slices to provide an electrical 
contact to the substrate and also to facilitate bonding 
the dice to their headers. Before the metallization, any 
11 
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oxide remaining on the back side of the slice must be 
removed without causing damage to the device on the front. 
This was accomplished by coating the front side of the 
slices with ap1ezon wax and fastening them face down to 
glass slides thus sealing them off and protecting them 
from the s102 etch to follow. The slices mounted on the 
slides were immersed in a dilute solution of HF at room 
temperature until the backs of the slices became hydro1>hobio. 
The slides were then rinsed, dried and a gold evaporation 
was performed. The sl1ees were taken from the evaporator 
and warmed on a hotplate to release the slices from the 
wax. They were then rinsed several times in hot : 
triohloroethylene to dissolve the wax and clean the slices. 
The slices were then alloyed in the furnace at 4oa°c for 
f 1 ve minutes. 
At this stage, the dev1oes were finished but unpackaged. 
The packaging consisted of scribing the slices into 
individual die, bonding them to headers and attaching 
one mil aluminum wire leads. The scribing operation was 
performed on a wafer scriber which makes a small scratch 
between each die w1 th a diamond t1p1>ed stylus. The sor1 bed 
slices were then laid onto a piece of saran wrap, coated 
with melted paraffin wax and folded overe The assembly was 
allowed to cool, and the die were.separated by drawing the 
enclosed slice over the corner of a glass slide causing the 
slice to fracture along the scribed lines. The saran 
12 
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wrap with attached dice was immersed 1nto a beaker of hot 
ethyl alcohol to dissolve the wax and release the dice. 
The individual die were attached to headers by 
performing the following sequence. The headers were laid 
on top of an electrically heated, thermostatically 
controlled aluminum cylinder w1 th a hole drilled to accept 
the leads. The tem1>erature of the cylinder was about 
425°c. A silicon-gold preform was placed on the header, 
and the die was placed on the 1>reform. Specially designed 
tweezers were used to gr11> ·the die and scra1)e 1 t against 
the header until a bond occurred. An inert atmosphere was 
provided by f loading the to1> of the aluminum · cylinder with . 
nitrogen. The whole OJ>era tion required about three minutes 
to perform. The die, however. remained heated for about 
one minute. 
The attaching of wires from the device to the header 
leads was 1>erformed on an ultrasonic wire bonder designed 
for the pur1>ose. The connecting wire was aluminum and had 
a diameter of one mil • 
. ::• 
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Chapter Three - Measurement Methods 
J.l Noise 
In dec1d1ng upon a method of obtaining noise voltage 
measurements of the devices under test, several requirements 
had to be met. It was 8XIleoted that some of the devices 
would have very low equivalent gate noise voltages. 
Therefore, the measurement apparatus was required to have 
an equivalent input noise voltage at least ten times as 
small as the device under test over the range of frequencies 
under oons1derat1on 1n order to insure that noise introduced 
by the measuring equipment would be negligible. Since 1/f 
noise was being studied, a bandpass filter and oscillator 
which would tune the audio range and somewhat beyond was 
needed. The frequency range measured was 10 hertz to 50 
kilohertz which was primarily determined by the available 
wave analyser. Also, a means of varying the gate voltage 
and drain current had to be available. Finally, the 
measurements had to be as accurate as 1>oss1ble and 
reproducible. The above requirements were met by the 
ap1>aratus diagrammed in figure J. 
The bias box received its power through a shielded 
battery pack connected by means of BNC cables. Mylar 
capacitors were used at appropriate points in the o1rcu1t 
to shunt thermal and shot noise voltages_ g~nerated 1n the 
power supply to ground. The box was fully shielded to 
~revent extraneous no1s-e signals :fron entering the system. 
14 
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Battery 
Box 
tJ/ 
Device under 
investigation 
1n bias box 
Low noise 
preamplifier 
input 
Wave Analyser 
BFO 
output 
recorder 
output 
0 
X-Y ' ... , ,__...~ 
Volt ~ Attenuator .... ~ ....... 
.. 
',\'. 
meter 
' ' 
Frequency 
meter 
Figure J - Noise measurement apparatus. 
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All connections to external equipment were made through BNC 
cables. This bias box contained the device to be measured 
and 1t also served as the first stage of ampl1f1cat1on 1n 
the system. Further amplification was provided by the 
PAR # llJ low noise .preamplifier. It was this instrument 
which primarily contributed to the high signal to noise 
ratio of the system. The output of this unit was fed 
into a Hewlett-Packard #.J02A spectrum analyser. This 
instrument has a tunable filter possessing a 6 hertz band-
width and has calibrated internal ampl1f1cat1on of its own 
plus an RMS voltmeter for measurement. It is also equipped 
with an internal oscillator which yields a sinusoidal 
signal having the same frequency as the center frequency 
of the tunable filter. A recorder output proportional to 
the meter deflection is also 1>rovided. The frequency meter 
was connected to the output of the spectrum analyser 
oscillator to insure accuracy in the frequency measurements. 
As the RMS voltmeter is rather useless for noise measurements 
because the fluctuations on the meter make reading 
impossible, two other measuring devices were connected to 
the recorder output of the spectrum analyser. One device 
was an X-Y recorder set up for the linear sweep function 
along the X axis so that a plot of noise voltage as a funct-
ion of time was obtained. This is one of the more accurate 
methods of noise measurement which was found to provide 
reproduo1ble results. Also, a time averaging filter and_ 
16 
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VTVM were used to doub1e check on the recorder measurements. 
The procedure followed was rather straightforward. 
First, the bias conditions on the test device were set 
and measured by a VTVM and VOM. Once the desired oondi t1ons 
were obtained, the meters were disconnected and the bias 
box closed so no extraneous noise would be introduced. In 
order to be able to rerer the measured noise voltage to 
the gate of the experimental device, 1t was necessary to 
obtain the gain of the system at the frequency at which 
the measurement was to be made. To do this, the frequenoy 
of the spectrum analyser was set and accurately measured 
by the frequency meter. The oscillator output was then 
measured and passed through a calibrated attenuator to 
provide an approximately 10 miorovolt signal ealled v1• 
This signal was applied to the gate of the device under 
test and the gain of the amplifying system was adjusted to 
g1 ve a reading on the order of one volt RMS, taking care 
to avoid overloading the preamplifier. The reading was 
noted as v2• The gain adjustments were left untouched 
throughout th~ rest of the measurements. The overall 
system gain then, was A=V2/v1 , A shorted BNC plug was 
connected across the gate input of the device under test 
and the recorder started. A five minute period was 
' 
,· provided to obtain a reasonably accurate recording. A 
visual average of the recording was then noted and compar.ed 
w1 th the averaging filter 1nd1ca tion. This voltage 1.~ 
17 
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vnm.2 • Then. to find the equivalent input gate noise 
voltage for an assumed ideal amplifier, the relationship 
-2 . 2 2 Vn ( equi V0 )=Vnm I A: • This was carried one ste1l further 
by caloulat1ng the equivalent gate resistance which would 
generate the same amount of thermal noise at room 
temperature. The relationship. the Nyquist theorem 1s 
-2 Rgn=Vn (equiv.)/4kT.ilF. 
In order to simplify measurements, a measurement 
was made at one kilohertz for each of five devices of each 
sample process. Then, a re1>resentat1ve device was selected 
for eaoh sam1,1e 1>rocess and used for detailed measurements. 
These devices were measured for noise at a constant source-
drain voltage of 12 volts, and a drain current of fifty 
m1oroamperes over the frequency range from ten hertz to 
fifty kilohertz to determine the 1/f noise characteristics. 
Another series of measurements was made at a constant 
source-drain voltage of 12 volts and at a frequency of 
one kilohertz over a range of drain current from f1ve 
m1oroamperes to one milliampere to determine noise versus 
surCaoe potential. 
J.2 Offset Voltage 
The offset voltage measurements were made on every 
usable device of which about thirty-five were obtained 
I 
for each half slice. The average voltage was then obtained· 
for each sample disregarding those which differed 
exce~sively from the- others. These measurements were 
18 
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performed before the die bonding operation. 
Fa.ch device was measured by placing the die on a 
moveable stage fitted with a three pointed probe for 
making eo~tact to the metallized areas of the device. 
The source and substrate were both grounded and the gate· 
was connected to a variable voltage source. The drain 
was connected to a semiconductor curve tracer •. The gate 
voltage was adjusted until ten m1croam1>eres of drain 
current flowed when the dev1oe was in saturation. This 
value of gate voltage was then recorded as the turn-on 
voltage for that device. The devices were shielded from 
light so that erroneous readings due to enhanced generation 
of carriers would not be recorded. 
J. J c-v Measurements 
The experimental apparatus for the capao1tanc·e-voltage 
measurements is illustrated in figure 4. These measurements 
were performed on the MOS capacitor fabricated on each 
die adjacent to its corresponding MOS transistor. The 
oapac1tanee measuring instrument was a Boonton Electronics 
# 75AR 1nductanoe-oapac1tance meter which measures small 
signal (approx. 15 mv. RMS) capacitance at a frequency of 
one megahertz. The measurements were performed by placing 
each die on a mechanical stage, contacting the capacitor 
\ 
with a gold-plated probe. The whole assembly was housed 
in a light tight box so that the samples received no 
19 
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illumination. The bias voltage was varied by means of 
a voltage ramp generating circuit connected to a power 
supply. The sweep rate was adjusted to approximately 
.25 volt per second. An X-Y recorder was also connected 
to the recorder output of the capacitance meter and to 
the ramp generator in order to obtain a permanent tracing 
of the results. 
The c-v measureme~t technique was used 1n this 
experiment to determine the fixed charge density 1n the 
oxide. This is accomplished by plotting the c-v curve for 
a given device and comparing 1t with the ideal c-v curve 
for that dev1oe. The ideal curve is obtained by assuming 
that there is no work function difference between the 
metal and semiconductor, and that no charges are located 
at the oxide-semiconductor interface. Taking into account 
these assumptions, the total capacitance of an MOS 
capacitor oa.n be expressed as Ctot= (1/C0 x+l/c81 )-l whioh 
1s the familiar expression for the capacitance of two 
series capacitors where Cox 1s fixed and c81 1s variable. 
The value or the fixed capacitance is simply C0 x=K0xEox/dox• 
The behavior of the variable capacitance can be obtained 
by analysing the space charge induced in the silicon 
substrate by voltages on the metal. Calculation of the 
variable capacitance and the ideal c-v curve for the 
devices used in the ex1>er1ments was pe.rformed by use of 
a computer program. 
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It 1s well known that the effect of oxide charges 
·and work function differences is a shift of the ideal 
c-v curve along the voltage axis. This shift can be 
x-·· 
expressed as ~V=~Ms=Q88/c0 -l/c0 ) 0 ° x/x0 f(x) dx 7 where 
;MS 1s the difference between work functions of the metal 
and semiconductor modified by the presence of the oxide, 
Q86 1s the density of the sheet charge loc~ted at the 
""· , 
silicon-oxide interface, x0 is the oxide thickness, c0 ts 
the oapac1 tanoe due to the oxide layer and f(x) is the 
charge density as a function of x within the oxide layer. 
In the case of the capacitors under 1nvest1gat1on, almost 
all the charge has been shown to be within 200A of the 
1nterfaoe. 8 Therefore, the relation reduces to 
AV=~Ms-Q88/C0 , and Qs8 =C0 (AV-•Ms)• The density of charges 
1s therefore the charge density divided by the electron 
charge N88=Q88/q=C0 (~v-tMs)/1.6 x 10-19. The work function 
difference ~Ms=0J5 volt for aluminum metal and 10 n-cm 
n-type silicon substrate.9 This value 1s smaller than 
the experimental err.or incurred in the measurements and 
is therefore disregarded. 
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Chapter Four - Results of Measurements 
4.1 Gate Threshold Voltage 
A s11mmary of the device numbers, the process each 
device encountered, and the observed gate turn-on voltage 
for each device is shown 1n table 1. The data indicates 
that the devices exposed to the co+co2 heat treatment 
(lA, JA) had the highest turn-on voltage. The exper1m:ental 
Device Number 
lA 
lB 
2A 
2B 
JA 
JB 
4A 
4B 
Process 
Co+co2 
Normal 
CO+C02+Reox. 
Reoxidation 
CO+C02 
CO+C02+Reox. 
Normal 
Reoxidation 
Average Gate 
Offset Voltage 
2).6 
2.2 
15.5 
J.O 
23.1 
15.2 
2.6 
4.5 
Table 1 - Average gate offset voltage for 10 
m1croamps drain current with Vns=l2. 
values of 2).6 volts and 2J.l volts agree closely 
considering that they were obtained from devices fabricated 
.. 
on different wafers. Devices heat treated in the CO+C02 
atmos1>here and then reox1d1zed in dry oxygen ( 2A, JB) 
indicate that the reoxidation reduced the turn-on voltage 
by about 35 percent when compared with those not reox1d1zed. 
The voltage levels of 15.5 and 15.2 show excellent agree-
ment. Unfortunately, the turn-on voltages for the normal 
devices and those exposed only to the reoxidation do not 
closely agree. The normal devices (lB, 4A) had average 
turn-on voltages of 2.2, and 2.6 volts and the reox1d1zed 
samples (2B, 4B)''· had turn-on voltages of J.O and 4. 5 volts. 
The data therefore 1nd1cates that the reoxidation process 
increased the turn-on voltage slightly 1n devices that were 
otherwise normal. According to measurements made by Deal 
et. al. , an increase 1n threshold voltage of 1.63 volts 
1s to be expected in the reox1d1zed samples when compared 
with normal dev1ces. 10 This value compares favorably with 
the devices 1n this study. The increase 1n turn-on 
voltage 1s due to the increase in surface state density 
which is determined by the final oxidation temperature if 
equilibrium conditions are obtained. The discrepancy 1n 
threshold voltage values may be due to different pull 
rates from the oven when the devices were removed. This 
factor, which unfortunately was not controlled 1n this 
experiment, has been shown to influence the density of 
surface states in MOS devices. 11 
4.2 Capacitance-Voltage Measurements 
Plots of the c-v measurements for the various devices 
along with the calculated theoretical curve are shown in 
figure 5. A 11st of device numbers, processes, observed 
flat band voltage shifts, and stored oxide charge 1s g1 ven 
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1n table 2. The devices lB and 4A had capacitance offset 
voltages of .5 and J.O volts respectively. Since these 
devices were processed 1n the same manner, the variations 
in offset voltage must be attributed to the introduction 
of a slight amount of oxide oharge during the gate oxide 
growth process. Devices numbered 2B and 4B were processed 
1n the normal manner, but they were also g1 ven the low.· ~<-~. 
Device 
Number 
lA 
lB 
2A 
2B 
JA 
JB 
4A 
4B 
·AVFB 
18.0 
.5 
10.0 
4.2 
15.0 
11.5 
J.O 
2.0 
Process 
co+co2 
Normal 
CO+C02+Reox. 
Reoxidation 
CO+C02 
CO+C02+Reox. 
Normal 
Reoxidation 
Number of Charges 
per om2 x 1011 
26.5 
.7 
14.2 6.o 
21.0 
16.4 
4.J 
2.9 
Table 2 - Observed flat band voltage shift and 
oorres1>ond1ng density of surface charges. 
temperature re-oxidation treatment. These devices had 
respective offset voltages of 4.2 and 2.0 volts. These 
values lie slightly above the range of voltages observed 
1n the devices which were processed normally. Therefore, 
the exposure of normal devices to the low temperature 
re-oxidation increased the charge stored 1n the gate oxide 
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slightly. The slices numbered lA and JA were g1 ven the 
co+co2 post oxidation treatment. The shift in c-v 
character1st1os for these two devices was 18.0 and 15.0 
volts respectively. This data 1ndicate·S that s1gn1f1cant 
charge was introduced by exposing the slices to this 
treatment. Measurements made by Hess indicate that there 
1s a rather strong dependence of ox1de charge on tempera-
ture.12 Fluctuating furnace temperature with respect to 
position therefore could be a contributing factor 1n the 
distribution of data points. Devices numbered 2A and JB 
were first reduced 1n the CO+C02 atmosphere and later 
reox1d1zed. These devices exhibited reduced voltage shifts 
and oxide charges when com1>ared w1 th the devices which 
were only exposed to the co+co2 reducing process. In Hess' 
experiments, devices which were exposed to the re~x1dat1on 
process following the co+co2 reducing treatment showed 
oxide charge levels comparable to those of unreduced samples~'-,·' 
This return of charge to that of unreduced oxides was not 
observed 1n this experiment. 
In Hess• experiments, the oxide thickness was 12501. 
F;xpos1ng the reduced oxides to an atmosphere of dry 
0 
oxygen at 910 C for l hour reduced the oxide charge to 
levels observed 1n normal devices. The devices under 
investigation 1n this experiment.however, had oxides which 
0 
were 1620A thick. In addition, they were re-oxidized 1n 
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dry oxygen at 900°c for 1 hour. The combination of thicker 
oxide and lower re-oxidation temperature. therefore, made 
it impossible for the charges to be reduced to the levels 
observed 1n the unreduced samples. · 
Capacitance-voltage measurements were also made on the 
gate electrode of one of the devices number 4. This 
measurement was made 1n total darkness with the source 
and drain terminals connected to the substrate. The result 
of the experiment 1s plotted 1n figure 6. The observed 
rise 1n eapaoitanoe at negative voltages is due to minority 
carriers being supplied to the depletion region after 
inversion occurs. This measurement of capacitance versus 
voltage was used to pick a suitable MOS capacitor c-v 
eurve for use 1n the calcula t1on of the ideal MOS eapae1 .. ,) 
tanoe curve. This was done by making measurements of many 
MOS oapaci tors and comparing them for ''f1 t" at the portion 
of the curve before inversion occurred. This was necessary 
to obtain values for C0x and Cmin for use 1n the computer 
program. 
4. 3 Noise Measurements 
Plots of the equivalent gate noise resistance as a 
function of frequency for all of the devices are shown 1n 
f 1gure 7 • From the sha1>e of the plots. 1 t can be seen 
that each of the devices exhibits 1/f noise at-the lower 
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105 
frequencies. The data clearly centers about two regions. 
Devices which were processed normally, and those exposed 
only to the gate reoxidation treatment occupy the region 
of low noise. The data indicates that the low temperature 
reoxidation had no effect upon.the noise of otherwise 
normal devices. This can be inferred fron the comparison 
of the data fron samples 4A and 4B which were originally 
on one slice. In contrast, the data obtained from samples 
lA and lB 1nd1eate that the co+co2 anneal treatment 
increased the noise level by a factor of about 250 1n the 
1/f region. A comparison of devices JA and JB would tend 
to indicate that following the CO~C02 reduction treatment 
w1th a reoxidation treatment lowered the overall noise to 
some extent. However, upon examining device number 2A, the 
best inference that can be drawn is that the reoxidation 
had no effect on the noise, since this device had the 
~ highest noise level of all the devices. The distribution 
of noise levels within each of the ranges must be attributed 
to slight variations in sample preparation and also to 
measurement 1naccurae1es. 
One final series of measurements was made of 
equivalent gate noise resistance as a function ·of drain 
current and gate voltage, This measurement is useful 1n 
determining the relative number of surface states as a 
function of their energy, A plot of the results 1s 
given 1n figure 8. It has been demonstrated that the larg-
' 
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J2 
est contribution to the noise arises from states near 
the quasi~fermi level or carriers 1n the ehannel for 
small drain voltages.13 Since the gate potential 
determines the pos1 t1on of the channel f erm1 level, 
a relative energy distribution of the surface traps can 
bo obtained by varying gate voltage and measuring the 
noise voltage. The results of the measurements show that 
the distribution or energy states 1s relatively constant. 
However, it must be taken into account that the range of 
energies probed 1s rather small. The measurements also 
indicate that the devices exposed to the co+co2 reduction 
treatment have a much higher density of states than 
devices which were not given the treatment. Also, devices 
.-
which were reox1d1zed in addition to the co+co2 treatment 
did not reveal a s1gn1f1cantly lower density of surface 
states than those which were not reox1d1zedo In view of 
the fact that noise arises mostly from states at the 
S1-S102 1nterfaoe, 1 t can be stated that the reo:x:1dat1on 
process did not affect the number of surface states. 
However, the results of the c-v measurement indicate a 
reduction in the number of fixed charges. This data can 
be reconciled only if it 1s assumed that the reoxidation 
process :removes the oxide charge from the outer surface 
toward the interface as a function of time. This data 
would indicate that even though some fixed charge had 
JJ 
' .. 
been removed, the prooess had~not reached the s1-s102 
interface and consequently did not cause any reduction 
1n noise. 
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Chapter Five - Conclusions 
The shift 1n the flat band voltages for all of the 
samples exposed to the co+co2 post oxidation treatment was 
negative indicating that the fixed oxide charge is positive.· 
Fowkes and Hess have shown that the co+co2 post oxidation 
treatment removes some of the oxygen from the ox1de. 14 
These oxygen vacancies are then positively charged electron 
tra1>s which become electrically neutral if the trap 1s 
filled. The data in table 2 shows that the co+co2 pos.t 
oxidation treatment introduces a very large amount of oxide 
charge. It also indicates that a·reoxidation step following 
the post oxidation treatment reduces the amount of the 
charge. However, even though the oxide charge is reduced, 
the noise data indicates that no reduction in noise 1s 
brought about by the approximately twofold reduction in 
oxide charge. These results can be explained if the noise 
mechanism 1s taken into account. The charged electron 
traps which are within a very small distance from the 
S1-S102 interface oan easily exchange charges with the 
conduction and valence bands. These traps are known as 
interface states or fast surface states. The electron 
tra1>s which are located deeper w1 thin the oxide are known 
as slow states or oxide traps. The holes 1n the channel 
can communicate with the traps in the oxide which operate 
as Shockley-Read-Hall recombination centers. A trap 
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looated at the interface having an energy within the 
bandgap can capture a thermally excited hole. In this 
way, holes w111 make transitions between the valence band 
energy and the trap energies. A captured hole will cause 
a charge imbalance 1n the channel and a hole will be 
supplied by the external circuit. This hole appears as 
noise to the circuit external to the device. In addition, 
holes can tunnel from a surface state into traps located 
some distance from the interface~ This leaves the surface 
state free to capture additional holes. Therefore, states 
looated a short distance w1th1n the oxide can also contri-
bute to the noise signal. The foregoing processes are 
all reversible so holes can be continuously exchanged 
between the channel and the gate oxide producing low 
frequency noise. 
The exchange of holes between the oxide and channel 
can only take place within a very short distance of the 
interface due to the nature of the tunneling phenomenon. 
~Therefore, the amount of charge 1n the oxide can be reduced 
and still not affect the noise properties of the device if 
the charges near the interface introduced in the 
post oxidation treatment were not·affected by the 
reoxidation. Hess has shown through etch back experiments 
on MOS capacitors exposed to the co+co2 post oxidation 
atmosphere, that the ionized vacancies or traps lie within 
200A of the 1nterface. 15The devices prepared for the 
36 
noise experiments had th1oker oxides (1620A in contrast to 
1250A) and were exposed to slightly lower reoxidation 
temperatures {900°c as compared to 910°c) than those 1n 
Hess' experiments. Since 1t is believed that the 
reoxidation reaction is diffusion limited, the thicker 
oxide would require a longer reoxidation time to fill all 
of the oxygen vacancies. Since the reoxidation times were 
equal, the devices used in the noise measurements were 
probably unaffected by the treatment in the region near 
the interface. The oonoentrat1on of charges near the 
1nterfaoe would then be unaffected even though those some 
distance away would be reduced 1n number. The noise 
level then remains unaffected also. 
The results of the measurements of noise voltage as 
a function of gate bias reinforces the premise that the 
interface state density was unchanged since measurements 
for all post oxidized samples both reox1d1zed and untreated 
displayed similar one kilohertz noise levels. Hielscher 
and Sah have shown that 1/f noise 1s directly proportional 
to interface state dens1ty. 16Therefore, this fact indicates 
that the incomplete reoxidation given the devices 1n this 
study had no effect upon the interface state density. 
Differences 1n noise levels between samples which 
received the post oxidation co+co2 treatment and those 
that did net are s1gn1f1aant. Samples which were given 
J7 
• 
the post oxidation treatment had noise levels which were 
250 times greater than those not exposed to this process. 
This increase 1s due to the larger density of interface 
states in the treated samples.· 
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